Abstract-A 402-output thin-film-transistor liquid crystal display (TFT-LCD) driver integrated circuit (IC) with power control based on the number of colors to be displayed is described. To achieve this type of power control, reference voltage buffers are turned on and off according to the selected number of colors. In this architecture, the reference voltage buffers must drive 1-402 capacitive loads, corresponding to a capacitance of 30-12 000 pF. Phase compensation using a zero formed with capacitive loads is proposed for the reference voltage buffers. The introduced zero has a fixed zero frequency for 1-402 loads. An operational amplifier with slew-rate enhancement is also proposed for the buffers. An experimental 402-output TFT-LCD driver IC was fabricated using a 0.6-m CMOS technology. The chip size was 2.35 mm 18.1 mm. The quiescent current dissipation of the analog section including decoders was 529 A for 262 144 colors, 182 A for 4096 colors, and 112 A for 512 colors for a 5-V supply.
I. INTRODUCTION

C
OLOR DISPLAYS are used in mobile phones. In IMT-2000 systems, displays of higher quality, i.e., 262 144 colors (six bits for each RGB signal), are required, because the high data rate makes it possible to access much more information, such as that contained in a motion picture. Color thin-film-transistor liquid crystal displays (TFT-LCDs) are promising candidates for such high-quality displays because they have a faster response than super-twisted-nematic LCDs (STN-LCDs).
For high-quality displays, low power dissipation is one of the most important issues. Since all information does not require 262 144 colors, and even 512 colors (three bits for each RGB signal) provides sufficient quality for information such as text, as shown in Fig. 1 , power control based on the selected number of display colors will reduce power dissipation. Recently, an LCD with a content-driven display format has been reported [1] . However, since the reported driver combines a coarse 3-bit digital-to-analog converter (DAC) for three most significant bits (MSBs) and a fine 3-bit DAC for three least significant bits (LSBs), the basic choices are limited to 262 144-color mode and 512-color mode. In this paper, the architecture of an LCD driver which makes more choices available is discussed. Phase com- pensation and slew-rate (SR) enhancement are proposed for the buffers to make them suitable for power control.
II. SOURCE-DRIVER ARCHITECTURE
Conventional TFT-LCD drivers normally incorporate the same number of output buffers following DACs as the number of signal lines on the LCD panel, as shown in Fig. 2 . In the driver architecture, each RGB signal has six bits for 262 144-color mode. For modes with fewer colors, there are unused bits. The power dissipation of digital circuits such as the shift register for inputting RGB signals and the following latch can be reduced by disabling the unused-bit portions for the modes with fewer colors. However, this kind of low-power operation cannot be applied to analog circuits, because the number of output buffers is the same for all color modes. To achieve lower power operation of the buffers for modes with fewer colors, reference-voltage buffers should be assigned in common for the DACs by moving the buffer location from after the DAC to before the DAC, as shown in Fig. 3 . Then, the unused buffers for modes with fewer colors should be disabled. For 4096-color mode, 16 buffers should be turned on and 48 buffers should be disabled. For 512-color mode, only eight buffers should be turned on and 56 buffers should be disabled. More color mode choices can be provided easily. In addition, low-impedance reference-voltage sources are not necessary.
In the architecture shown in Fig. 3 , buffers are required to stably drive the signal lines on the LCD panel, which are capacitive loads and can vary in number. The number of loads ranges from 0 to 402, and the capacitance for each load is about 30 pF; therefore, the load capacitance ranges from 0 to more than 12 000 pF. For such variable loading conditions, the settling time should be also considered. The overall settling time is given by the sum of the SR limiting settling time and the small-signal settling time. The SR limiting settling time is the time to charge and discharge the load capacitance close to the final value and is determined by the large-signal behavior of the 0018-9200/03$17.00 © 2003 IEEE amplifier. The small-signal settling time is determined by the small-signal behavior of the amplifier. In the architecture shown in Fig. 3 , both the SR limiting and the small-signal settling times are important, especially for the largest load-capacitance condition.
The quiescent current consumption of the output buffer in Fig. 2 is around 10 A for displays with a large number of pixels, such as XGA displays [4] . Since displays for mobile phones are smaller and have a smaller number of pixels, the settling time of the buffer changes from 7 to 30 s. Taking this settling-time change into account, the output buffer can be estimated to consume at least 2 A in the conventional driver architecture by simply assuming that the SR of the buffer is the main factor affecting the settling time. Considering 402 outputs and 262 144 colors, the current consumption of each reference voltage buffer in Fig. 3 should be less than A A . The specifications of the buffer are summarized in Table I .
Thus, the main issues are 1) achieving reference-voltage buffer stability and the required settling time without increasing power dissipation for such a wide range of capacitive loads and 2) the implementation of buffers with high drive capabilities.
III. PHASE COMPENSATION USING CAPACITIVE LOAD
The buffer is a voltage follower and consists of a two-stage amplifier for achieving a high open-loop dc gain. Conventional Miller compensation requires a large compensation capacitor and a large second-stage transconductance, i.e., large current consumption. Although some improvements have been proposed to reduce the compensation capacitance and the current consumption for a large capacitive load [2] - [4] , the second pole frequency is still proportional to the second-stage transconductance ( ) over the load capacitance . This means that for the 402-load condition, the required value of is 402 times larger than the value required for the one-load condition, and the required second-stage bias current is 402 times larger. Thus, the improvements are inadequate, and phase compensation independent of is needed. Fig. 4 shows a simplified equivalent circuit of the proposed buffer, where and are the transconductances of the first and the second stages, respectively, R1 and R2 are the output resistances of the first and the second stages, respectively, and C1 is the parasitic capacitance of the internal node. Note that in the voltage-follower configuration, the output of the second stage ( ) is directly fed back to the negative input, as shown in Fig. 4 . Phase compensation is achieved not by pole splitting with the on-chip phase compensation capacitor, but by introducing a new zero , which is formed by the load capacitances and the resistors . If a single resistor is connected directly in series at the output of the buffer, the zero frequency depends on the number of capacitive loads to be driven. As the number of the capacitive loads increases, the zero frequency decreases. This means that when the cutoff frequency of a low-pass filter formed by and decreases, the settling time increases. Therefore, a resistor is assigned at each output to keep the zero frequency constant, independent of the number of capacitive loads. In this type of phase compensation, a large second-stage transconductance is not needed and the current consumption of the second stage can be kept small.
The open-loop transfer function is given by P1 P2
(1
where
The second-pole (P2) frequency is determined by C1 and R1 of the internal node and does not depend on the number of the loads. Only the first-pole (P1) frequency, which is , depends on the number of the loads , as shown in Fig. 5 . When , the zero is not formed and the buffer becomes unstable. The driver IC has no-load detectors for the individual reference voltage buffers, as shown in Fig. 6 . Each detector for the individual reference buffer has three 6-bit NAND circuits for RGB signals to monitor whether or not in every horizontal period for the corresponding level. When the corresponding level is detected at least in RGB signals, the RS flip-flop is set to "1" and this enables the corresponding reference buffer. When the corresponding level is not detected, the flip-flop is not set to "1" and this disables the buffer, not only to avoid instability but also to further reduce power dissipation. The flip-flop is reset every horizontal period.
The closed-loop transfer function at the actual driver output terminal Out is (6) where P1 P2
P2 P1 P1 P2
Since and P2 are fixed, the damping factor becomes a function of P1 and , as shown in Fig. 7 . For a given , has a minimum value of P2
at P1c , as shown in Fig. 8 . The minimum damping factor is shown as a function of in Fig. 9 . From the viewpoint of stability, should be low. However, a lower means a lower cutoff frequency of the low-pass filter formed by and (RC-LPF), and increases the settling time.
The phase margin (PM) can be approximated as follows for [6] : For stability, the minimum PM should 30 -45 . The is about 0.3-0.45. This means that is between P2 and P2 in Fig. 9 . The time constant of the RC-LPF is s, and is sufficiently small for an amplifier whose P2 frequency is 100 200 krad/s.
IV. SETTLING-TIME CONSIDERATIONS
In this compensation, the P1 frequency moves between and depending on , that is, the ratio of the maximum P1 frequency P1 and the minimum P1 frequency P1 is 402. In this section, the effects of this wide P1 frequency range are considered.
The settling time is the sum of the SR limiting settling time and the small-signal settling time. Considering that the capacitance is large for a large , 20 s is assigned to the SR limiting settling time and 10 s is assigned to the small-signal settling time to achieve the required settling time of 30 s. Since the SR limiting settling time depends on the current-drive capability of the second stage of the amplifier, the small-signal settling time is focused on here.
Since is set from P2 to P2, as described in the previous section, is redrawn in Fig. 10 , considering the number of loads, i.e., the P1 frequency range. Here, P2 is assumed. The amplifier operates in the overdamped state for P1 P2 when P2 or for P1 P2 when P2. The small-signal settling time is estimated from the step response, which is obtained from the inverse Laplace transform of . For , the step response is 
where (15) Here, the small-signal settling time is defined based on the times when the amplitudes of the second terms of (11), (13), and (14) become 0.05. Assuming that the P2 frequency is 100 krad/s, the small-signal settling time is obtained as shown in Fig. 11 , both for P2 and P2. As seen in Fig. 11 , if the minimum P1 frequency is predetermined, a small-signal settling time of 10 s can be achieved in the range of 1-402 loads. Thus, the proposed phase compensation is suitable for this application. 
V. OPAMP WITH SR ENHANCEMENT
To facilitate the driving of large capacitive loads, an SR enhancement is adopted in the operational amplifier (opamp) for the buffers instead of the class-AB output stage. This approach helps prevent the parasitic higher order poles from causing instability. The slew detector detects the falling edge by monitoring the output voltage of the input differential amplifier [5] and outputs a current signal through the voltage-to-current converter. The current signal is converted to a voltage signal, then the voltage signal is applied to the output nMOS transistor M6, shown in Fig. 12 , in order to increase the drain current of M6.
The slew detector consists of a class-C amplifier (transistor M11 and current source , shown in Fig. 13 ). The drain current of M11 is set to be sufficiently larger than for the class-C amplifier to output a high voltage when the differential input voltage is 0. The drain current of M11 becomes equal to when is equal to the threshold voltage for SR enhancement, which has a minus value. The class-C amplifier outputs a low voltage only during the falling edge, in which is less than . can be given by (16) where g is the transconductance of M11, is the gain of the input differential amplifier, and is the drain current of M11 at . In a voltage-follower configuration, the amplifier shows the small-signal behavior, i.e., not SR enhanced behavior, when the output voltage at becomes close to the input voltage and the difference becomes within for the falling edge. For faster settling, is desired to be as small as possible. However, should be set to 10-100 mV, avoiding the false operation due to the input-referred offset voltage.
The voltage-to-current converter is composed of a switch and a current source . The switch is turned on during the falling edge, i.e., when the class-C amplifier outputs a low voltage, and the current flows to the current-to-voltage converter. Transistors M7-M10 and constitute the current-to-voltage converter, which determines the quiescent bias condition of M6. When is input during the falling edge, transistor M8 turns off and the gate voltage of M6 goes up; as a result, the drain current of M6 is increased. The SR enhancement operation turns off when the output voltage at approaches the input voltage. Fig. 14 shows the proposed opamp with SR enhancement. The switch in the slew detector is M13, and the current source is formed by M12 using the output voltage of the input differential amplifier, i.e., the drain voltage of M3.
In the opamp, no Miller compensation capacitor is required. Therefore, the current of the first stage ( ) does not limit the slew rate and it is unnecessary to increase during the SR enhancement operation. The SR depends only on the drive capability of the output stage.
VI. SIMULATION AND MEASUREMENT RESULTS
A 402-output TFT-LCD driver IC was fabricated using a 0.6-m CMOS process, in which the threshold voltages of the nMOS and pMOS transistors are 0.85 and 0.85 V, respectively. Fig. 15 shows a chip micrograph. The chip size This test chip has three color modes: 262 144-color mode, 4096-color mode, and 512-color mode. The number of modes can be increased easily by modifying the color controller. The quiescent current dissipation of the analog section including decoders is 529 A for 262 144-color mode, 182 A for 4096-color mode, and 112 A for 512-color mode. This means that the current dissipation per output pin is 1.32 A for 262 144-color mode, 0.45 A for 4096-color mode, and 0.28 A for 512-color mode. The dynamic currents of the analog and the digital sections are also controlled by selecting the number of colors, as summarized in Table II . The clock frequency for the RGB signal is 10 MHz and the horizontal frequency is 15.625 kHz.
The settling time for is critical, and the simulated output waveform is shown in Fig. 16 . The high level and low level correspond to the highest and the lowest reference voltage, respectively; in this simulation, the high level is 4.5 V and the low level is 0.5 V. The simulation shows that the SR is sufficiently high even for and the settling time is 27.1 s for . This settling time is sufficiently short. agreement with the simulation, although the measured settling time is a little bit longer than the simulated settling time.
The measured buffer performance satisfied the specifications, as shown in Table III .
VII. GENERAL APPLICABILITY
The architecture suitable for selection of the number of colors and the proposed buffer circuit topology can be applied to the integrated driver circuit using polysilicon TFTs. Even for organic light-emitting-diode (OLED) displays, this design methodology can be applied by changing a current-driving circuit such as [7] to a voltage-driving circuit, since the signal current is finally converted to the voltage by the storage capacitor at the gate of the TFT driving the OLED.
For integrating the driver circuit using TFTs on the display panel, there is an advantage and a disadvantage. The advantage is a reduction of off-panel components. The disadvantage is a larger power dissipation. Since the crystalline silicon transistors have better performances, such as in the mobility and the design rule, than polysilicon TFTs, more current is necessary for TFTs to have the same transconductance as the crystalline silicon transistors. Hence, to achieve the same circuit performance as the crystalline silicon transistor circuit, a polysilicon TFT circuit requires more power if the same circuit topology is applied.
VIII. CONCLUSION
A 402-output TFT-LCD driver IC with power control based on selection of the number of colors to be displayed was developed. In this architecture, the reference voltage buffers must drive 1-402 capacitive loads, i.e., a capacitance of 30-12 000 pF. We proposed a phase-compensation technique to handle this wide load-condition range. Phase compensation was achieved by a newly introduced zero. The zero was formed by using capacitive loads and was made independent of the number of capacitive loads by assigning a resistor in series at each output. The stability and the settling time were discussed, and an opamp with SR enhancement for the buffers was also proposed.
A test chip with three color modes was fabricated for demonstration purposes. The quiescent current dissipation of the analog section including decoders was 529 A for 262 144-color mode, 182 A for 4096-color mode, and 112 A for 512-color mode. This means that the current dissipation per output pin was 1.32 A for 262 144-color mode, 0.45 A for 4096-color mode, and 0.28 A for 512-color mode. The number of color modes can be increased easily by modifying the color controller.
The experimental results indicate that the proposed phase compensation and the opamp with SR enhancement are suitable for a low-power TFT-LCD driver IC with a large number of outputs.
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